Plesiochronous Operation
Almost synchronous: components generate data at nominally the same bit rate, but are allowed to vary by a bounded amount [used for DS2,3]
Requires a good, but not perfect, clock
Muxing uses bit interleaving; differences in clock rates are accommodated by justification or bit stuffing